

IN THE CLAIMS:

1. (Previously presented) A deep trench capacitor in a monocrystalline semiconductor substrate, said capacitor comprising: (i) a buried plate in said substrate about an exterior portion of a trench in said substrate, (ii) a node dielectric about at least a lower interior portion of said trench, (iii) a trench electrode in said trench, and (iv) a conductive strap disposed between and electrically connected to the trench electrode and the monocrystalline substrate, said capacitor further comprising (v) a Si-C barrier layer containing silicon-carbon bonds that does not have the structure of silicon carbide between said monocrystalline substrate and said conductive strap, said Si-C barrier layer having been formed in the course of a plasma-assisted etch of an oxide layer adjacent to said monocrystalline substrate.

2. (original) The capacitor of claim 1, further comprising an oxide collar about an upper interior region of said trench and disposed below said conductive strap.

3. (cancelled)

1 4. (original) The capacitor of claim 1, wherein said Si-C barrier
2 layer is located at an interface between said conductive strap and said
3 monocrystalline substrate.

5. (cancelled)

1 6. (original) The capacitor of claim 1, wherein said Si-C barrier
2 layer has a thickness of about 10nm.

1 7. (original) The capacitor of claim 1, wherein said conductive strap
2 is a buried strap.

1 8. (original) The capacitor of claim 1, wherein said conductive strap
2 comprises amorphous silicon.

1 9. (original) The capacitor of claim 1, wherein said trench electrode
2 comprises doped polycrystalline silicon.

1 10. (original) The capacitor of claim 3, further comprising an
2 additional Si-C barrier layer located at an interface between said
3 conductive strap and said monocrystalline substrate.

1 11. (withdrawn) A method of forming a deep trench capacitor in a
2 monocrystalline semiconductor substrate, said method comprising:

3 (a) providing a monocrystalline semiconductor substrate having (I) a
4 buried plate about an exterior portion of trench in said substrate, (ii) a node
5 dielectric about at least a lower interior portion of said trench, and (iii) a
6 trench electrode in said trench;

7 (b) removing an upper portion of said trench electrode to provide space for
8 a conductive strap, thereby exposing a trench electrode surface and a
9 vertical substrate surface;

10 ©) reacting, in the presence of an electric field, said exposed surface of the
11 electrode and the substrate about said space with a compound containing
12 carbon to form a Si-C barrier layer on at least said substrate surface; and

13 (d) filling said space over said electrode layer with a conductive strap
14 material.

1 12. (withdrawn) A method according to claim 11, wherein said step
2 of removing an upper portion is performed with a reactive ion etch on
3 oxide and said compound containing carbon is the etchant gas.

1 13. (withdrawn) A method according to claim 12, wherein a power
2 level of RF power is above a threshold value.

1 14. (withdrawn) A method according to claim 13, wherein said
2 power level is maintained at the end of an oxide removal etching process.

3 16. (withdrawn) The method of claim 11, further comprising
4 removing said Si-C layer from said trench electrode surface before step
5 (d).

1 17. (withdrawn) The method of claim 11, wherein step ©) is
2 performed at about 20 to 80 degrees Centigrade.

1 18. (withdrawn) The method of claim 11 wherein step (a) further
2 comprises providing an oxide collar about an upper interior region of said
3 trench, and step (b) further comprises removing a portion of said oxide
4 collar and thereby exposes a vertical surface of said substrate.

1 19. (withdrawn) A method according to claim 18, wherein said step
2 of removing an upper portion is performed with a reactive ion etch on
3 oxide and said compound containing carbon is the etchant gas.

1 20. (withdrawn) A method according to claim 18, wherein a power
2 level of RF power is above a threshold value.